Please use this identifier to cite or link to this item: https://gnanaganga.inflibnet.ac.in:8443/jspui/handle/123456789/4758
Full metadata record
DC FieldValueLanguage
dc.contributor.authorMishra, Ravi Shankar-
dc.contributor.authorGour, Puran-
dc.contributor.authorDhariwal, Sandeep-
dc.contributor.authorKumar, Gaurav-
dc.contributor.authorAnand, Anubhav-
dc.date.accessioned2024-01-10T10:01:11Z-
dc.date.available2024-01-10T10:01:11Z-
dc.date.issued2023-07-06-
dc.identifier.isbn9781665456272-
dc.identifier.isbn9781665456289-
dc.identifier.urihttps://doi.org/10.1109/ICAIA57370.2023.10169461-
dc.identifier.urihttp://gnanaganga.inflibnet.ac.in:8080/jspui/handle/123456789/4758-
dc.description.abstractThis research article represents low-power MAC architecture, which is one of the main building blocks of DSP processors. The MAC unit consists of three important blocks: a multiplier for multiplication, an adder for addition, and an accumulator for storing the results. So, by reducing the power dissipation of multiplier and adder units, we can propose a low-power MAC architecture. In this paper, first a low-power Baugh-Wooley multiplier (with a proposed 2S-T full adder design) and a conventional Baugh-Wooley multiplier (with an existing 2S-T full adder design) are analyzed using Cadence Virtuoso. The proposed full-adder-based Baugh-Wooley multiplier exhibits 32.41 microwatts of power dissipation, which is much less than the conventional Baugh-Wooley multiplier’s power consumption of 2.743 milliwatts. After multipliers, a MAC unit with a conventional multiplier is also simulated with 2.743 milliwatts and using the proposed multiplier with a significant power reduction of 0.5504 milliwatts.en_US
dc.language.isoenen_US
dc.publisher2023 International Conference on Artificial Intelligence and Applications (ICAIA) Alliance Technology Conference (ATCON-1)en_US
dc.subjectProgram processorsen_US
dc.subjectPower demanden_US
dc.subjectArchitectureen_US
dc.subjectPower dissipationen_US
dc.subjectArtificial intelligenceen_US
dc.titleDesign and Analysis of Low Power MAC for DSP Processoren_US
dc.typeArticleen_US
Appears in Collections:Journal Articles

Files in This Item:
There are no files associated with this item.


Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.