1. IR @ Alliance University
  2. Journal Articles Archive
  3. Articles to be qced
Please use this identifier to cite or link to this item: http://gnanaganga.inflibnet.ac.in:8080/jspui/handle/123456789/6483
Title: 2-Bit Ex-Or Link Based Reversible Multiplier for Low Power DSP Applications
Authors: M. Bharathi
Neelima Koppala
Issue Date: 2014
Publisher: Journal on Embedded Systems
Abstract: The multiplier in any arithmetic unit dissipates significant amount of energy as large number of computations are required ifthe number of bits in the design Increase. Thus, if efficient reversible logic is used, then the power consumption can be reduced drastically as the Information bits are not lost In case of reversible computation.
URI: http://gnanaganga.inflibnet.ac.in:8080/jspui/handle/123456789/6483
Appears in Collections:Articles to be qced

Files in This Item:
File SizeFormat 
2-BIT EX-OR LINK BASED REVERSIBLE MULTIPLIER FOR.pdf357.83 kBAdobe PDFView/Open
Show full item record


Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.