Please use this identifier to cite or link to this item:
https://gnanaganga.inflibnet.ac.in:8443/jspui/handle/123456789/16625
Title: | Design and Analysis of 1-Bit Hybrid Full Adder Cells for Fast Computation |
Authors: | Anand, Anubhav Dhariwal, Sandeep Lamba, Vijay Kumar Kassa, Sankit |
Keywords: | Cadence Virtuoso Gate Diffusion Input Hybrid Fa Pass Transistor Logic Transmission Gates |
Issue Date: | 2024 |
Publisher: | International Journal of Electronics Taylor and Francis Ltd. |
Abstract: | This research article introduces a 1-bit Full Adder (FA) cell comprising 20 transistors, employing Gate Diffusion Input (GDI) and transmission gate logic. The FA cell is segmented into four modules: the first module encompasses an AND-OR module, followed by a module housing a Multiplexer (MUX) based on transmission gates for Carry Output generation. The remaining two modules are XOR gates dedicated to Sum Output generation. Simulation of the proposed design is conducted on the 45 nm technology node using Cadence Virtuoso and its GPDK 45 nm library. To validate the performance of the proposed design, it is compared against existing full adders. Performance parameters such as power consumption, delay and Power Delay Product (PDP) demonstrate superior performance across voltages ranging from 0.8 V–1.2 V. © 2024 Informa UK Limited, trading as Taylor & Francis Group. |
URI: | https://doi.org/10.1080/00207217.2024.2361931 https://gnanaganga.inflibnet.ac.in:8443/jspui/handle/123456789/16625 |
ISSN: | 0020-7217 |
Appears in Collections: | Journal Articles |
Files in This Item:
There are no files associated with this item.
Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.