Please use this identifier to cite or link to this item:
https://gnanaganga.inflibnet.ac.in:8443/jspui/handle/123456789/2313
Title: | Design and Study of Circuits Using Reversible Logic |
Authors: | Sooriamala, A P Thomas, Aby K Korah, Reeba |
Keywords: | CI Flip Flop GO Latch RAM cell Reversible logic Sequential circuits |
Issue Date: | 2021 |
Publisher: | 2021 Second International Conference on Electronics and Sustainable Communication Systems (ICESC) |
Citation: | pp. 213-217 |
Abstract: | In VLSI systems design, reversible Logic has gained importance for Reducing power. This paper focuses on designing of sequential circuits and reducing the number of constant inputs - CI and the garbage outputs - GO. Basic reversible gates are used to build sequential circuits. D Flip flop, Latch and RAM cell are developed. All circuits are VHDL coded on Xilinx tool, simulated and verified. Reduction in CI of more than 33 percent and GO of more than 80 percent is achieved. This is achieved by properly reusing the outputs for configuring the constant input of other gates. © 2021 IEEE. |
URI: | https://doi.org/10.1109/ICESC51422.2021.9532793 http://gnanaganga.inflibnet.ac.in:8080/jspui/handle/123456789/2313 |
ISBN: | 9781665428675 |
Appears in Collections: | Conference Papers |
Files in This Item:
There are no files associated with this item.
Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.