Hybrid GDI PTL Full Adder: A Proposed Design for Low Power Applications

Abstract

Low power devices have always been important in all electronics and computer devices. In this paper, a proposed design has been implemented for the full adder circuit with significant modifications in the existing hybrid GDI (Gate Diffusion Input) based full adder. All the results are implemented using CADENCE tool at 45nm scale and 0.4V. Existing hybrid GDI based adder design delivers 7.135x10-9 watt power dissipation. The proposed hybrid GDI-PTL design delivers a significant reduction in power dissipation equal to 6.70x10-9 watt. Further, this power dissipation has been reduced to 6.55x10-9 watt by using high Vth (threshold voltage) PMOS transistor in the proposed hybrid GDI-PTL design for one-bit full adder.